

a plurality of row electrode driving circuits arranged in a line and provided along a second side of the display panel, the second side being adjacent to the first side,

wherein,

a first column electrode driving circuit, among the plurality of column electrode driving circuits, which is closest to the plurality of row electrode driving circuits, generates a timing signal for controlling an operation timing of the plurality of column electrode driving circuits and the plurality of row electrode driving circuits, and outputs the generated timing signal to a first row electrode driving circuit, among the plurality of row electrode driving circuits, which is closest to the first column electrode driving circuit as a scanning signal,

a signal circuit is provided to use for signals being different from a timing signal which is output from the first column electrode driving circuit, and

the timing signal which is output from the first column electrode driving circuit is supplied to the first row electrode driving circuit sequentially through the circuit board so as not to be crossed with the signal circuit.

*al
cmcll*